dsPIC33FJ64MC804 - ECAN Filters Not Working as Expected

Below are a few suggestions on how to resolve the problem:

  • Do not use the DMA with ECAN in Peripheral Indirect mode. Use the DMA in Register Indirect mode with Continuous mode enabled and Ping-Pong mode disabled.
  • The receive DMA channel count should be set to eight words. The transmit DMA channel count should be set for the actual message size (maximum of seven words for Extended CAN messages and six words for Standard CAN messages).
  • Simplify the application error handling while using this mode, only one TX buffer should be used. While the message filtering is not affected, messages will not be stored in distinct RX buffers.
  • All messages are stored contiguously in memory. The start of this memory is pointed to by the receive DMA channel. The application must still clear the RXFULx flags and other interrupt flags.
  • The application software must manage the RX buffer memory and not rely on the DMA controller for proper placement.
© 2018 Microchip Technology, Inc.
Notice: ARM and Cortex are the registered trademarks of ARM Limited in the EU and other countries.
Information contained on this site regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.