SAM L10/L11 NVM Rows

Description

SAM L10 and SAM L11 have different Non-Volatile Memory (NVM) rows, which contain device configuration data that can be used by the system.

saml10-nvm-rows_block_diagram.png

Four NVM Rows are accessible through the NVMCTRL Peripheral:

saml10-nvm-rows_table.png
  • NVM User Row (UROW)
    • Reset configuration for Brown-Out-Detector (BOD) and Watchdog Timer (WDT)
    • Security attribution (SAM L11 only)
  • Boot Configuration Row (BOCOR)
    • Contains Boot ROM configuration
  • NVM Software Calibration Area
    • Contains calibration data for ADC and DFLLULP
    • Determined during factory test (Read only)
  • NVM Temperature Log Row
    • Contains calibration data for the internal temperature sensor
    • Determined during factory test (Read only)

Refer to the product data sheet to have the UROW Bitfields Definition for SAM L10 and SAM L11.

NVM Rows Functional Description

The Boot ROM reads the different NVM rows during its execution. The relevant fuses must be set appropriately, by any configuration tools supporting the device, in order to operate correctly. The Device Programming tool within Atmel Studio 7 IDE offers a graphical user interface, easing the UROW modification.

Modifying the NVM Rows with Atmel Studio 7 Device Programming

Device Programming is accessible by clicking on Tools > Device Programming.

saml10-nvm-rows_Device_Programming_access.png

The connection with Atmel Studio can be established either by using an Atmel-ICE probe or by using the SAM L10 Xplained Pro or SAM L11 XPlained Pro embedded debugger.

By choosing the Fuses tab from within the Device Programming dialog window, you have access to the NVM Rows configuration.

saml10-nvm-rows_Device_Programming_Fuses.png

For SAM L11 devices, memories and peripherals security attributions are done by reading the values of the different fuses from the NVM User (UROW) and Boot Configuration (BOCOR) rows. The Boot ROM is responsible for setting these attributions on the different concerned memory and peripheral controllers.

Note: When writing to the NVM Row, the new values are not loaded by the other peripherals on the device until a device reset occurs.

© 2019 Microchip Technology, Inc.
Notice: ARM and Cortex are the registered trademarks of ARM Limited in the EU and other countries.
Information contained on this site regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.